

AMENDMENT UNDER 37 C.F.R. § 1.111  
U. S. Appln.: 10/721,099  
Attorney Docket No.: Q78646

**AMENDMENTS TO THE CLAIMS**

**This listing of claims will replace all prior versions and listings of claims in the application:**

**LISTING OF CLAIMS:**

1. (currently amended): An error correcting code decoding device based on Message-Passing decoding on a Low-Density Parity-Check Code, whose parity-checkmatrix consists of sub-matrices of a Kronecker product of two permutation matrices, comprising:
    - a plurality of memory means for storing a received value and a message generated during said decoding;
    - a plurality of variable node function means which perform variable node processing in said decoding;
    - a plurality of check node function means which perform check node processing in said decoding;
    - a plurality of address generation means for generating an address of said memory means on the ~~nasis~~basis of the first permutation matrix is said sub-matrix of a Kronecker product; and
    - a plurality of shuffle network means for determining a connection between said variable node function means on the basis of the second permutation matrix in said sub-matrix of a Kronecker product;
- wherein said check node functions(s) means perform(s) check node processing sequentially on a unit of said second permutation matrix,

AMENDMENT UNDER 37 C.F.R. § 1.111  
U. S. Appln.: 10/721,099  
Attorney Docket No.: Q78646

and said variable node functions generate messages in accordance with said current check node processing.

2. (previously presented): The error correcting code decoding device according to claim 1, wherein said address generation means singly generate an address for all of said memory means; and

wherein said shuffle network means are singly connected to all of said variable node function means.

3. (previously presented): The error correcting code decoding device according to claim 1, wherein said memory means store said message with a sum thereof.

4. (previously presented): The error correcting code decoding device according to claim 1, wherein said address generation means are provided as a counter.

5. (previously presented): The error correcting code decoding device according to claim 1, wherein a second permutation by said shuffle network means is determined on a basis of a Galois field calculation.

AMENDMENT UNDER 37 C.F.R. § 1.111  
U. S. Appln.: 10/721,099  
Attorney Docket No.: Q78646

6. (previously presented): The error correcting code decoding device according to claim 1, wherein said decoding corrects a message of an output from said check node function means by multiplying the output by a coefficient less than 1 on a basis of a min-sum algorithm.

7. (previously presented): The error correcting code decoding device according to claim 1, wherein in said decoding, said check node function means hold a first minimum value of an absolute value of an input message and an index thereof, and a second minimum value of the input message and information regarding whether the input message is positive or negative on a basis of a min-sum algorithm.

8. (original): The error correcting code decoding device according to claim 1, wherein decoding on a different code is dealt with by changing only said address generation means.

9. (previously presented): The error correcting code decoding device according to claim 1, wherein decoding on a uniform Low-Density Parity-Check Code is implemented by providing a function to always send a message that an output has a codeword bit with an extremely high probability of 0 to a set of said variable node function means corresponding to one of said address generation means and said shuffle network means.

AMENDMENT UNDER 37 C.F.R. § 1.111  
U. S. Appln.: 10/721,099  
Attorney Docket No.: Q78646

10. (currently amended): A program stored on a computer readable medium to cause a computer to perform decoding on a basis of Message-Passing decoding on a Low-Density Parity-Check Code, wherein said program causes said computer to function as:

a plurality of variable node function means in said decoding;

a plurality of check node function means in said decoding;

address generation means for generating addresses of a plurality of memory means that store a received value and a message generated during said decoding, on a basis of a plurality permutations; and

shuffle network means for determining a connection between variable node function means and check node function means on a basis of a permutation changed in a same cycle as that of said address generation means.

11. (previously presented): The program according to claim 10, wherein said memory means store said message with a sum thereof.

12. (previously presented): The program according to claim 10, wherein said program determines a permutation in said shuffle network means on a basis of a Galois field calculation.

13. (previously presented): The program according to claim 10, wherein said decoding corrects a message of an output from said check node function means by multiplying the output by a coefficient less than 1 on a basis of a min-sum algorithm.

AMENDMENT UNDER 37 C.F.R. § 1.111  
U. S. Appln.: 10/721,099  
Attorney Docket No.: Q78646

14. (previously presented): The program according to claim 10, wherein in said decoding, said check node function means hold a first minimum value of an absolute value of an input message and an index thereof, and a second minimum value of the input message and information regarding whether the input message is positive or negative on a basis of a min-sum algorithm.

15. (previously presented): The program according to claim 10, wherein decoding on a different code is dealt with by changing only a function of said address generation means.

16. (previously presented): The program according to claim 10, wherein decoding on a uniform Low-Density Parity-Check Code is implemented by providing a function to always send a message that an output has a codeword bit with an extremely high probability of 0 to a set of said variable node function means corresponding to one of said address generation means and said shuffle network means.

17. (currently amended): An error correcting code decoding method on a basis of Message-Passing decoding on a Low-Density Parity-Check Code, comprising generating an address of a memory storing a received value and a message generated during said decoding on a basis of a plurality of permutations; and

AMENDMENT UNDER 37 C.F.R. § 1.111  
U. S. Appln.: 10/721,099  
Attorney Docket No.: Q78646

connecting a plurality of variable node functions in said decoding and a plurality of check node functions in said decoding on a basis of a permutation changed in a same cycle as that of an address generation means; and

outputting a decoded error correcting code.

18. (previously presented): The error correcting code decoding method according to claim 17, wherein said memory stores said message with a sum thereof.

19. (previously presented): The error correcting code decoding method according to claim 17, wherein a connection between a variable node function and a check node function is determined on a basis of a Galois field calculation.

20. (previously presented): The error correcting code decoding method according to claim 17, wherein said decoding corrects a message of an output from said check node functions by multiplying the output by a coefficient less than 1 on a basis of a min-sum algorithm.

21. (previously presented): The error correcting code decoding method according to claim 17, wherein in said decoding, said check node functions hold a first minimum value of an absolute value of an input message and an index thereof, and a second minimum value of the input message and information regarding whether the input message is positive or negative on a basis of a min-sum algorithm.

AMENDMENT UNDER 37 C.F.R. § 1.111  
U. S. Appln.: 10/721,099  
Attorney Docket No.: Q78646

22. (previously presented): The error correcting code decoding method according to claim 17, wherein decoding on a different code is dealt with by changing address generation in memory.